Domain Wall Enabled Hysteresis-Free Steep Slope Switching in MoS$_2$
  Transistors by Song, Jingfeng et al.
Domain Wall Enabled Hysteresis-Free Steep Slope Switching in MoS2 
Transistors  
 
Jingfeng Song,1 Yubo Qi,2 Zhiyong Xiao,1 Seung-Hyun Kim,3 Angus I. Kingon,3  
Andrew M. Rappe,2 and Xia Hong1* 
1 Department of Physics and Astronomy, University of Nebraska-Lincoln, Lincoln, NE 68588, 
USA 
2 Department of Chemistry, University of Pennsylvania, Philadelphia, PA 19104-6323, USA 
3 School of Engineering, Brown University, Providence, RI 02912, USA 
 
*email: xia.hong@unl.edu 
 
Abstract  
The device concept of operating ferroelectric field effect transistors (FETs) in the negative 
capacitance (NC) regime offers a promising route for achieving energy-efficient logic 
applications that can outperform the conventional CMOS technology, while the viable 
mechanisms for stabilizing the NC mode remain a central topic of debate. In this work, we report 
hysteresis-free steep slope switching in few-layer and bilayer MoS2 transistors back-gated by 
single layer polycrystalline PbZr0.35Ti0.65O3 films. The devices exhibit current on/off ratios up to 
8×106 within an ultra-low gate voltage window of 𝑉୥ ൌ േ0.5 V and subthreshold swing as low as 
9.7 mV/decade at room temperature, transcending the 60 mV/decade Boltzmann limit. Unlike 
previous studies, the quasi-static NC mode is realized in a ferroelectric without involving an 
additional dielectric layer. Theoretical modeling reveals the dominant role of the metastable 
polar states within ferroelectric domain walls in enabling the NC mode in the MoS2 transistors. 
Our findings shed light into a new mechanism for NC operation, providing a simple yet effective 
material strategy for developing high speed, low-power 2D nanoelectronics. 
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Introduction 
While the ever-growing thermal power becomes a central challenge faced by information 
technology in the post-Moore’s law era1, ferroelectric-gated field effect transistors (FeFETs) 
operating in the negative capacitance (NC) mode provides a promising route for developing 
energy-efficient logic applications that can transcend the classic thermal limit for turning on the 
devices2,3. For conventional transistors, the subthreshold swing (SS), defined as the gate voltage 
ሺ𝑉୥ሻ required to change the channel source-drain current 𝐼  by one order of magnitude (decade, 
dec), is determined by Boltzmann statistics: 
𝑆𝑆 ≡ ப௏ౝபሺ୪୭୥భబ ூౚሻ ൌ
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௤ ln10 ,    (1) 
which imposes a fundamental limit of 𝑆𝑆 ൎ 60  mV/dec at 300 K2. Here ψୱ  is the surface 
potential of the channel, 𝐶ୡ୦ is the channel capacitance, and 𝐶୥ is the gate capacitance. It has 
been proposed that by replacing the gate dielectric with a ferroelectric layer coupled with proper 
capacitance matching, it is possible to stabilize the device in the regime with a negative effective 
𝐶୥, which in turn reduces 𝑆𝑆 below the thermal limit (Eq. 1), known as steep slope switching2. 
The key to accessing the intrinsic NC regime of ferroelectrics relies on the instability of the 
spontaneous polarization2,4, which has been identified experimentally either in single layer 
ferroelectric capacitors in transient measurements during polarization switching5, or in 
ferroelectric/dielectric stacks6-15, exploiting the dielectric layer to stabilize the quasi-static NC 
mode. Since polarization switching is a first-order physical process, a hysteresis loop in the 𝐼  vs. 
𝑉୥ curve is inevitable, which means that the on and off switching must be operated at different 
voltages. Such an operation voltage span lowers the operation speed, increases energy 
consumption, and compromises the reliability of the device performance, and thus is not desired. 
Alternative scenarios proposed to harness the NC effect include charge trapping16 and 
polarization rotation effects17. While the underlying mechanism for the NC-FETs remains a 
central topic of debate, the technological implementation of this device concept calls for 
hysteresis-free operation3.  
Since the initial proposal of the NC-FET, a wide variety of material systems have been 
investigated theoretically or experimentally as channel materials for NC-FET. Compared with 
conventional semiconductors6,7, the two-dimensional (2D) layered transition metal 
3 
 
dichalcogenides (TMDC) such as MoS2 and MoSe28-14,18 offer an intrinsic advantage in terms of 
size scaling19,20. 2D MoS2 is a semiconductor with band gap of 1.2−1.8 eV, and has been widely 
investigated for building high-performance logic applications19, where high current on/off 
ratio21,22, high mobility23, and high breakdown field24 have been demonstrated using 
conventional dielectric gates, such as SiO2 and HfO220-24. Interfacing TMDC with ferroelectric 
oxides9-13,25-27 and polymers8,14,18,28,29 further introduces new functionalities into the 2D channel, 
including nonvolatile memories, programmable junctions, and steep-slope transistors30. 
In this work, we report hysteresis-free steep slope switching in few-layer and bilayer MoS2 
transistors back-gated by single layer polycrystalline PbZr0.35Ti0.65O3 (PZT) films. These devices 
exhibit current ratios up to 8×106 within an ultra-low gate voltage window of 𝑉୥ ൌ േ0.5 V and 
SS as low as 9.7 mV/dec at room temperature. Unlike the widely pursued device structure with a 
ferroelectric/dielectric stack gate, no dielectric layer is employed to stabilize the NC mode of the 
polar layer. Instead, our theoretical modeling reveals that the steep slope switching originates 
from the metastable polar state within the domain walls (DWs) in the polycrystalline PZT gate, 
where a sudden boost of surface potential can be induced at an electric field well below the 
ferroelectric coercive field. Compared with conventional NC mechanisms that involve 
polarization switching, this mechanism is intrinsically low power and high speed. Our study thus 
provides new insights into the viable mechanism for the NC operation, and points to a novel and 
simple material scheme for achieving hysteresis-free steep slope transistors with reduced 
fabrication complexity. 
Results  
Characterization of polycrystalline PZT thin films  
We work with 300 nm thick polycrystalline PbZr0.35Ti0.65O3 films deposited on Pt/Ti/SiO2/Si 
substrates (see Supplementary Information for deposition details). Figure 1a shows the x-ray 
diffraction spectrum of the PZT film, which reveals predominant (001) and (111) growth with a 
small fraction of (110) grains. We estimate the average crystallite size from the full-width-half-
maximum (L) of the Bragg peaks using the Scherrer Equation, 𝐵ሺ2θሻ ൌ ௄஛௅ୡ୭ୱ஘, where K = 1 is the 
Scherrer constant, θ is the Bragg angle, and λ ൌ 1.5406 Å. The averaged grain sizes are 27.8 ± 
0.8 nm and 27.7 ± 0.5 nm for the (001) and (111) oriented grains, respectively. Atomic force 
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microscopy (AFM) measurements show that these films possess smooth surface morphology 
(Fig. 1b), with a typical root mean squared roughness of 1-2 nm. 
We have characterized the distribution and orientation of the PZT polarization using 
piezoresponse force microscopy (PFM). Figures 1c-f show the PFM measurements conducted in 
both vertical (V-PFM) and lateral (L-PFM) modes on the same region of a PZT film. We 
observed domains with up to 180° phase contrast (Figs. 1c, e) and large amplitude variations 
(Figs. 1d, f) in both vertical and lateral PFM, indicating a wide distribution of polarization 
orientation in the as-grown state of the film. The domains range in size from 20 nm to more than 
100 nm, pointing to the presence of a high density of DWs. There is no clear correlation between 
the domain distribution and the surface topography, and the average size of the polar domains is 
much larger than that of the polycrystalline grains. These results suggest that the domain 
formation is not confined by the grain boundaries, consistent with previous phase-field 
simulation results31.  
Figure 1g shows the polarization P versus bias voltage (Vbias) measured in a capacitance 
structure, which exhibits robust switching hysteresis with remanent polarization of about 0.3 
C/m2 and coercive voltages of +1.3 V and -1.1 V. The hysteresis becomes negligibly small at the 
small bias voltage range of ±0.5 V (Fig. 1h insert). Within the hysteresis-free regime, we 
extracted a dielectric constant of 630−650, which is one to two orders of magnitude higher than 
those of conventional dielectrics such as SiO2 and HfO2. The dielectric constant shows little 
variation in this Vbias range, and can yield highly efficient doping in the 2D channel30.  
Characterization of high-performance MoS2 FET gated by PZT  
We mechanically exfoliate few-layer and bi-layer MoS2 flakes on PZT, and fabricate them 
into PZT back-gated transistor devices (Fig. 2a, Methods). Figure 2b shows the AFM topography 
image of a five-layer MoS2 device (Methods), which conforms well with the PZT surface 
morphology. We first investigate the transfer characteristic of the device (Id vs. Vg) at 300 K and 
source-drain voltage Vd = 0.1 V within the hysteresis-free regime (Fig. 2c). Within an ultra-low 
voltage range of 𝑉୥ ൌ േ0.5 V, the device exhibits a high current switching ratio (Ion/Ioff) of about 
8×106 in the forward Vg-sweep, which clearly reflects the high doping efficiency of the PZT gate. 
Figure 2d shows the transfer curves of the device from 290 K to 320 K after pyroelectric 
correction (Supplementary Information). From the quasi-linear region of the 𝐼 െ 𝑉୥ curves, we 
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extracted the field effect mobility μ୊୉ ൌ ଵ஼ౌౖ౐
௅
ௐ
ௗீ
ௗ௏ౝ, where 𝐶୔୞୘ is the areal capacitance for 300 
nm PZT, 𝐺 ൌ 𝐼 /𝑉  is the channel conductance, and L (W) is the channel length (width). At 300 
K, μ୊୉ ൌ 7.8 cmଶ/V ∙ s, comparable with previously reported values for MoS2 FETs interfaced 
with ferroelectrics26,28,29. In this temperature range, μ୊୉ decreases with increasing temperature, 
following a power law T-dependence of ~𝑇ିଵ.ଽ (Fig. 2e), which can be attributed to phonon 
scattering23. The exponent α ൌ 1.9 is between the theoretically predicted values of for single 
layer MoS2 (α ൌ 1.52)32 and bulk MoS2 crystals (α ൌ 2.6)33.  
Hysteresis-free steep slope switching in few-layer and bilayer MoS2 transistors  
Figure 2f shows the point-by-point SS of the MoS2 FET calculated from the inverse slope 
(𝜕 logሺ𝐼 ሻ /𝜕𝑉୥) of the transfer curves in Fig. 2c. For the forward 𝑉୥-sweep, we have achieved a 
minimum subthreshold swing of SSmin ≈ 37 mV/dec as the device starts to turn on at 𝐼 ൎ 1.6 ൈ
10ିଵଷ  A. The SS remains below the 60 mV/dec thermal limit over four decades of channel 
current (10ିଵଷ െ 10ିଽ A). In the reverse scan (Fig. 2g), SS is close to 60 mV/dec in the channel 
current range of 10ିଵଵ െ 10ି଼ A, higher than the SS value observed in the forward scan. This 
discrepancy is likely due to the artifact associated with increased leakage current through the 
PZT gate rather than an intrinsic property of the device. As our measurement utilizes a two-point 
device geometry (Methods), Id is inevitably influenced by this current contribution. To illustrate 
this point, we also show the leakage current (𝐼୪ୣୟ୩ ) measured between the gate and drain 
electrodes, as shown in the lower panel of Fig. 2c. It is clear that the current floor of 𝐼  is in 
qualitative agreement with the leakage current level in both forward and reverse scans, and a 
higher 𝐼୪ୣୟ୩ is observed in the reverse scan within the negative 𝑉୥ regime. Once 𝐼  exceeds the 
leakage contribution, the transfer curve of the device is essentially free of hysteresis between the 
two 𝑉୥ scan directions, agreeing well with the dielectric measurement of the PZT gate (Fig. 1h 
inset). 
Similar switching characteristics have been observed in a bilayer MoS2 device (Fig. 3a). As 
shown in Fig. 3b, a current switching ratio of 5 ൈ 10଺ is achieved in the device within a small 
voltage window ΔVg of 0.76 V (-0.26 V to 0.5 V) in the forward 𝑉୥-sweep. Compared with the 
few-layer device, the bilayer channel exhibits a much steeper slope in the initial turn-on 
characteristic at low channel current, with an SSmin of 9.7 mV/dec at 𝐼  ൎ 10ିଵଶ A (Fig. 3c). The 
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SS then increases quickly with 𝐼 , reaching about 60 mV/dec at 𝐼 ൎ 2 ൈ 10ିଵଵ A. This is in 
sharp contrast to the moderate Vg-dependence of SS observed in the few-layer device at this 
current range. The tradeoff between the steepness of the initial turn-on behavior and the current 
range of low SS value can be attributed to the competing effects of the channel capacitance 
𝐶୑୭ୗమ and doping efficiency. As shown in Eq. 1, 𝐶ୡ୦ not only plays a critical role in stabilizing 
the NC mode, but also tailors the fractional weight of the second term. As 𝐶୑୭ୗమ scales inversely 
with the dielectric layer thickness, the bilayer MoS2 possesses a larger capacitance in the 
depletion state compared with the few-layer device. For a given 𝐶୥, it yields a larger fractional 
weight for the NC term in Eq. 1, thus significantly reducing the initial SS value. On the other 
hand, a thinner channel also corresponds to a lower 2D density of states, requiring a lower 𝑉୥ to 
shift the Fermi energy to the conduction band edge. Once the device reaches the on state, or 
𝐶୑୭ୗమ exceeds 𝐶୔୞୘, the quasi-static NC mode is no longer energetically favorable, and SS of the 
device returns to the classical operation regime. Similar to the few-layer device, the reverse scan 
exhibits much higher SS that exceeds 60 mV/dec (Fig. 3d). Due to the high noise level in the 
measured leakage current, no clear difference between the forward and reverse scans can be 
resolved in 𝐼௟ୣୟ୩ . 
The hysteresis-free steep slope switching is a robust effect observed in five MoS2 FET 
devices, as summarized in Fig. 4a. For consistency, we plot the average SS values extracted from 
the forward sweep in the Id range of 10ିଵଷ െ 10ିଵଵ A. For all devices, SSavg is consistently 
below the classical thermal limit of 𝑘୆𝑇ln10/𝑞  (Eq. 1) over the entire temperature range 
investigated. Figure 4b plots the Ion/Ioff vs. ΔVg result obtained on the few-layer device (Fig. 2c) 
in comparison with those previously reported for MoS2 NC-FETs6-14,18 and classical 
FeFETs25,26,28, which highlights the superb performance combination of ultra-low supply voltage 
and  high current on/off ratio in our devices. Within the noise level of the measurements (1-2 
mV), all devices exhibit essentially zero-hysteresis switching at 𝐼 ൐ 𝐼୪ୣୟ୩. Despite the simple 
material scheme, the minimum SS of 9.7 mV/dec observed in our bilayer MoS2 device is 
comparable with the best result reported in hysteresis-free NC FETs (5.6 mV/dec in Ref. [13]) 
using ferroelectric/dielectric stack gates (Fig. 4c). 
Theoretical modeling of the DW enabled NC effect  
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Unlike previous experimental studies of NC-FETs based on ferroelectric/dielectric stack 
gates6-13, the sub-60 mV/dec SS acquired in our devices in the hysteresis-free region of PZT 
suggests the existence of a quasi-static NC mode without the presence of an additional dielectric 
layer and hence the associated capacitance matching. The switching occurs at a gate bias 
significantly smaller than the coercive field (Ec) of the ferroelectric gate, further ruling out the 
contribution of polarization reversal to the steep slope switching. As shown in Eq. 1, the key to 
accessing the NC mode is to have the gate-induced surface potential change in the semiconductor 
channel exceed the applied voltage, or ப௏ౝபந౩ ൏ 1. This requires the second-order derivative of the 
Gibbs free energy to be negative, which can be realized in ferroelectrics below TC near the 
centrosymmetric transition state during polarization reversal, as shown in Fig. 5a. The initial 
proposal of the NC FET device concept thus builds on this polarization switching region2. Close 
to Ec, a relatively small change in Vg can cause polarization reversal by going through the 
negative capacitance state, resulting in a sudden boost in polarization, surface potential ψୱ and 
surface charge density 𝑄 in the semiconducting channel, and hence 𝐼 34. Figure 5b illustrates 
how a polarization reversal in PZT (𝑃 ൌ 0.5 C/m2) can cause a jump in the surface potential of 
∆ψୱ  = 1.54 V, assuming 𝑄 ൎ 𝑃  (Supplementary Information). Besides polarization reversal, 
which is a first-order process that inevitably leads to switching hysteresis, it has been 
theoretically predicted that the sudden change of ψୱ in the semiconductor channel can also be 
achieved through ferroelectric polarization rotation from the in-plane to out-of-plane orientation, 
which can lead to hysteresis-free operation with higher speed and lower energy consumption17. 
In our experiments, the SS falls below the Boltzmann limit within the hysteresis-free region 
at an applied field well below Ec, suggesting that it is not driven by polarization reversal. To 
understand the underlying mechanism, we carried out three-dimensional (3D) force field 
simulations based on the Landau-Ginzburg-Devonshire (LGD) theory35, in which the 
thermodynamic potential (Gibbs free energy) 𝐹 can be expressed as: 
𝐹 ൌ  ׬ ൫𝑓ୠ୳୪୩ ൅ 𝑓 ୪ୟୱ ൅ 𝑓୥୰ୟୢ ൅ 𝑓 ୪ୣୡ൯𝑑𝑉௏  ,     (2) 
where 𝑓ୠ୳୪୩, 𝑓 ୪ୟୱ, 𝑓୥୰ୟୢ, and 𝑓 ୪ୣୡ are the energy densities associated with the thermodynamic 
potential of a PZT single crystal, elastic energy, dipole gradient, and electrostatic energy, 
respectively (see Supplementary Information for modeling details). Fig. 5c shows the simulation 
result for an equilibrated multiple-domain structure in PZT. There are equal volumes of up and 
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down polarization domains, which minimizes the electrostatic energy (𝑓 ୪ୣୡ) cost induced by 
depolarization field36. Near the surfaces, the dipoles mostly lie in the plane to satisfy the 
continuity of electric displacement, minimizing 𝑓୥୰ୟୢ. This leads to vortex or anti-vortex like 
chiral dipole structures at the domain walls, which is consistent with previous experimental 
observation and theoretical simulations15,37,38. We then impose a gate voltage 𝑉୥  on this 
equilibrated model in a sweeping sequence of 0 → 0.5 → 0 → -0.5 → 0 V, and calculated the 
evolution of local dipoles (Fig. 5d) and associated channel current with respect to 𝑉୥. Fig. 5d 
shows the simulated profile for the polarization change (∆𝑃) upon sweeping 𝑉୥ across -0.25 V, 
where an abrupt increase in the polarization occurs only at the DWs. This local boost of ∆𝑃 can 
be well correlated with a sudden jump in 𝐼 , as clearly shown in the simulated transfer curves 
(Fig. 5e). The corresponding SS reaches the minimum value of about 27 mV/dec at 𝐼 ൎ 3 ൈ
10ିଵଶ A, and remains below the 60 mV/dec limit for more than three decades of 𝐼 . Without 
considering the leakage contribution, the forward and backward gate sweeps overlap with each 
other. The simulated transfer characteristics thus well capture the main features of the 
experimental observation.  
With the simulation results, we attribute the experimentally observed hysteresis-free sub-60 
mV/dec switching to the negative capacitance states at the DWs, which are abundant in 
polycrystalline PZT (Figs. 1c-f)31. In this scenario, the DW regime possesses significantly 
suppressed local polarization due to their neighbors with antiparallel dipole orientations. These 
metastable polar states are delicate and have the tendency to collapse into a polar state upon 
external perturbation, which is manifested as the enhanced dielectric susceptibility observed in 
the DWs15,38. An external electric field can thus induce a much larger increase in the dipoles at 
the DW compared with the dipoles inside the uniformly polarized domains. The simulated jump 
in the polarization is on the order of 0.004 C/m2, on the same order of magnitude as that 
measured in our PZT films at Vbias below the coercive voltage (Fig. 1h). Even though this 
polarization value is much smaller than the remanent polarization of bulk PZT, it is comparable 
with that of (Hf,Zr)O213 and large enough to induce a significant boost in ψୱ  (0.76 V), as 
indicated in Fig. 5b. Besides, the electrostatic energy required for modulating the DW regions 
between the non-polar and NC states is much smaller than that for reorienting the polarization 
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within the uniformly polarized domains (Supplementary Information), leading to an 
approximately zero hysteresis window in the 𝐼  vs. 𝑉୥ curve. 
The responsiveness of DWs also naturally explains the discrepancy in the transfer 
characteristics between the forward and reverse Vg-scans at the initial turn-on region of MoS2 
device (Figs. 2c and 3b). Previous conductive-probe AFM studies have revealed thermally 
activated, diode-like conduction at DWs in PZT39. In the polycrystalline PZT film, a high density 
of DWs is present at zero bias, which accounts for a higher leakage current in the reverse scan to 
the negative 𝑉୥ regime. Once the metastable states are polarized by the gate bias, the volume 
fraction of the DWs in PZT  is reduced, leading to lower leakage current. We then incorporated 
the leakage contribution in the model (Supplementary Information), and this can successfully 
reproduce the softening of the turn-on behavior of the transfer curve (Fig. 5e). 
Discussion  
It is worth noting that utilizing the DW enabled NC state to construct the steep slope FETs 
has distinct advantages in terms of device performance compared with the extensively studied 
mechanisms based on polarization switching. It builds upon the small perturbation to a 
metastable polarization-suppressed state within the DWs, where a sudden boost in polarization 
can be induced by an electric field well below Ec. It is thus intrinsically hysteresis-free and low 
energy. As the process does not involve dipole reorientation, it also promises high operation 
speed. The fact that it does not require an additional dielectric layer further reduces the 
fabrication complexity. This mechanism is expected to be general applicable to DW-rich 
ferroelectric systems, such as polycrystalline thin films and films deposited along a crystalline 
orientation off the major polar axis. In fact, sub-60 mV/dec SS has previously been observed in 
MoS2 FETs with a single layer ferroelectric polymer gate14,18 (Fig. 4c), which naturally host 
abundant DWs. While previous study attributes the NC effect to the possible existence of an 
interfacial dead layer18, it is likely driven instead by the DWs. On the other hand, engineering 
low leakage current in the DW-rich ferroelectrics is critical for practical implementation of DW-
based NC-FETs.  
In terms of the MoS2 channel, even though we have achieved similar current on/off ratios in 
the few-layer and bilayer devices, they exhibit distinct turn-on behaviors. The few-layer MoS2 
shows steep-slope switching over four decades of channel current, with only moderate Vg-
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dependence of SS. The bilayer device, in sharp contrast, possesses a much steeper initial turn on 
with an SSmin that is only 26% of the value for the few-layer device, while the sub-60 mV/dec SS 
only persists for two decades of current. The key parameter that determines the transfer 
characteristics is the layer thickness, as the stabilization of the NC mode depends on the relative 
length scales of film thickness and depletion length of MoS2. Regarding the optimal thickness for 
MoS2, it is contingent upon the channel mobility and required operation current level for the 
specific applications. 
In summary, we demonstrated hysteresis-free steep slope MoS2 FETs utilizing a single 
ferroelectric layer without additional dielectric matching. These devices exhibit current on/off 
ratios up to 8×106 within an ultra-low gate voltage window of 𝑉୥ ൌ േ0.5 V and a minimum SS of 
9.7 mV/dec at room temperature, well below the Boltzmann thermal limit for conventional FETs. 
Theoretical modeling points to a new operation mechanism for NC-FETs, where the NC mode is 
enabled by the metastable polar states within ferroelectric domain walls. With solution-processed, 
easy-to-fabricate polycrystalline ferroelectric thin films, single layer gate geometry, sub-60 
mV/dec SS and ultra-low working voltages, our work points to a novel cost effective material 
strategy for developing high performance low power 2D nanoelectronics.  
 
Methods 
Characterization of PZT thin films. The structural properties of the polycrystalline PZT films 
were characterized using a Rigaku SmartLab Diffractometer with Cu Kα radiation (λ = 1.5406 Å). 
The surface and PFM characterizations of the PZT films were carried out on a Bruker Multimode 
8 AFM. The PFM measurements were conducted in V-PFM and L-PFM modes with Bruker 
SCM-PIT tip at around 300 kHz and 660 kHz, respectively. For the dielectric/ferroelectric 
characterizations, we deposited Pt or Au top electrodes on PZT. The dielectric constant of PZT 
was extracted from the C-V measurements conducted with an HP 4291A RF Impedance 
Analyzer between ±0.5 V at 1 kHz. The low voltage P-V loops were measured with triangular 
waves using an aixACCT TF analyzer 2000 between ±0.5 V at 1 kHz. The high voltage P-V 
hysteresis loops were measured at a range of ±5 V with Precision Premier II Ferroelectric Tester 
(Radiant Technologies, USA) at 1 kHz. 
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Fabrication and characterization of MoS2 devices. We mechanically exfoliated MoS2 flakes 
on elastomeric films (Gel-Film® WF×4 1.5mil from Gel-Pak) from bulk single crystals. Few-
layer flakes were identified using optical microscopy and Raman spectroscopy and transferred 
onto PZT. For the device shown in Fig. 2b, the frequency difference ∆𝜔 between the Raman 𝐸ଶ୥ଵ  
and 𝐴୥ଵ modes is 24.4 cm-1, corresponding to about five-layer thickness. For the bilayer device 
shown in Fig. 3a, ∆ω is 22.0 cm-1. We then fabricated the MoS2 samples into two-point devices 
using e-beam lithography followed by evaporation of 5 nm Ti/50 nm Au electrodes. The variable 
temperature electrical characterizations of the MoS2 FETs were performed on either the 
Quantum Design PPMS or the Lakeshore TTP4 probe station. For measurements taken on the 
PPMS, Id was measured between the source and drain contacts using Keithley 6430 Sub-
Femtoamp Remote SourceMeter, Vg (Ileak) was applied (measured) between the gate and drain 
contacts via a Keithley 2400 SourceMeter. For measurements carried on the probe station, the 
transfer curves were taken using Keysight 1500A Semiconductor Analyzer, where Id was 
measured via the high precision port and Vg (Ileak) was applied (measured) via the medium 
precision port. The transfer curves were taken at Vd = 0.1-0.2 V with Vg sweep at a step size of 
10 mV.  
Data availability. The data that support the plots within this paper and other findings of this 
study are available from the corresponding author upon reasonable request. 
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Figures  
 
 
 
Fig. 1 | Characterization of polycrystalline PZT films. a, X-ray -2 scan taken on a 300 nm 
PZT film. b, AFM topography, and c-f PFM images of the same area on a PZT film. c, V-PFM 
phase and d, amplitude images. e, L-PFM phase and f, amplitude images. The lower panels show 
the signal profiles along the dashed lines. g, P vs. Vbias hysteresis taken on a PZT film. h, 
Dielectric constant of the film vs. Vbias, with Vbias well below the coercive voltage. Inset: P vs. 
Vbias taken at this voltage range. 
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Fig. 2 | Characterization of a few-layer MoS2 FET. a, Device schematic. b, AFM topography 
of a few-layer MoS2 device with the height profile along the dashed line (lower panel). The 
dotted lines outline the MoS2 flake. c, Transfer characteristics (upper panel) and gate leakage 
current (lower panel) of the MoS2 FET at 300 K in both forward and reverse Vg-sweeps. d, 
Transfer characteristics of the device from 290 K to 320 K, and e, the corresponding μFET vs. T 
with a fit to 𝑇ିଵ.ଽ. f-g, Point-to-point SS vs. Id extracted from (c) for (f) the forward and (g) 
reverse Vg-sweeps. The dashed lines depict the thermal limit for SS at 300 K. 
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Fig. 3 | Characterization of a bilayer MoS2 FET. a, AFM topography of a bilayer MoS2 device 
with the height profile averaged over the entire channel (lower panel). b, Transfer characteristics 
(upper panel) and gate leakage current (lower panel) of the MoS2 FET at 300 K in both forward 
and reverse Vg-sweeps. c-d, Point-to-point SS vs. Id extracted from (c) the forward and (d) 
reverse Vg-sweeps. The dashed lines depict the thermal limit for SS at 300 K. 
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Fig. 4 | Performance of the MoS2 NC-FETs. a, SSavg within the 𝐼ௗ range of 10ିଵଷ െ 10ିଵଵA vs. 
T taken on three few-layer (denoted as FL D1, D2, and D3) and two bilayer (denoted as 2L D1 
and D2) MoS2 FETs, including the data shown in Fig. 2 (FL D1) and Fig. 3 (2L D2). The red 
dashed line depicts the theoretical Boltzmann limit of SS. b, Current on/off ratio vs. required ΔVg 
and c, SSmin vs. average hysteresis voltage window taken from the current work (solid symbols) 
and those from literature (open symbols)6-14,18,25,26,28. The error bar is given by the noise level of 
the measurement. 
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Fig. 5 | 3D force field simulation results. a, Schematic double-well Gibbs free energy profile of 
a ferroelectric material showing the negative capacitance region (circled). b, 2D charge density Q 
vs. ψୱ curve for MoS2. For a ferroelectric gate, the continuity of electric displacement yields Q ≈ 
P. The red arrow indicates the change of ψ௦  during a polarization flipping (from 𝑄 ൌ
െ0.5 C/mଶ, ψ௦ ൌ െ0.53 V  to 𝑄 ൌ ൅0.5 C/mଶ, ψ௦ ൌ 1.01 V ). The blue arrow indicates the 
change of ψୱ  during a polarization increase (from 𝑄 ൌ 0 C/mଶ, ψୱ ൌ 0 V to 𝑄 ൌ ൅0.0043 C/
mଶ, ψୱ ൌ 0.76 V). c, Simulated multiple-domain structure in PZT with two inequivalent DWs. 
The left DW hosts a polar vortex, and the right one hosts an anti-vortex. d, Simulated change of 
polarization after and before the Id jump around Vg ≈ -0.25 V. e, Simulated Id vs. Vg curves 
without (red) and with (black) the gate leakage current taken into account.  
 
